I've never set up anything like this before but I do see an offset option in the external timecode synchronization settings. I'm wondering if it's an issue caused by synching the hardware via wordclock and then synching transport with SMPTE. AFAIK that 19 sample offset is well within the acceptable amount of drift for smpte sync